

Fig. 1a




Fig. 1b I




Fig. 1b II






Fig. 1b III




Ping

Fig. 1c



Pong

Fig. 1d



Ping / Pong

Fig. 1e1




Fig. 1e2




Fig. 1f1




Fig. 1f2




Fig. 2




Fig. 3 I




Fig. 3 II






Fig. 3 III





Möglicher Aufbau eines SMT-Prozessors mit XPP Thread Resource

Fig. 4a

Instruc Dispatch Instruc Fetch Config Fetch Opera Fetch Wri back Execut array unit XPP PAE Data Cfg Ld-FIFO cache ctrl XPP Ld / St unit instruc fetch / reorder / issue processor instruc stream virtu Cache RAM Scheduler cache ctri Ld/St RISC unit virtu processor instruc stream 0 int regs RISC in-teger unit pcu regs RISC progr. contr. unit fo regs RISC e in the Instruc Decod Instruc Fetch Wri back Execut Opera Fetch

3.5




Fig. 4C





Fig. 5

CT Operation XPP ⊙peration	NOP	Config Task ¶	NOP EXEC Task 1	NOP	Config Task 2	Preconfig Task 3 Exec Task 2	Task 4 Dat⊾ Preconfig Task 4 Exe Task 3	- II - I	NOP EXEC Task 4
MEM-Interface	NOP	Ld Task 1 Dat	NOP	Stor Task 1 Dat	Ld Task 2 Dat	Pre-Ld Task 3 Dat P	Pre-Ld Task 4 Dat	Stor Task 2 Dat	Stor Task 3 Dat
Scheduler	Task 1	MOTask	MOTask	MOTask	ask 2	ask 3	Task 4	į.	MoTask
	~	7	က	4	2	9	7		∞

11 mg



XPP im Instruktionsstrom

angesteuert durch XPP-Befehle, die vom IF/ID-Slice separiert werden

